

*Fig. 1*




Fig. 2





Fig. 3A






Fig. 3C




Fig. 3D




Fig. 4A




Fig. 4B



9/33

```

ENTITY FXUCHK IS
    PORT(
        S_IN      : IN std_ulogic;
        Q_IN      : IN std_ulogic;
        R_IN      : IN std_ulogic;
        clock      : IN std_ulogic;
        fails      : OUT std_ulogic_vector(0 to 1);
        counts     : OUT std_ulogic_vector(0 to 2);
        harvests   : OUT std_ulogic_vector(0 to 1);
    );
4 5 2 { --!! BEGIN
      --!! Design Entity: FXU;

4 5 3 { --!! Inputs
      --!! S_IN      => B.C.S;
      --!! Q_IN      => A.Q;
      --!! R_IN      => R;
      --!! CLOCK     => clock;
      --!! End Inputs

4 5 4 { --!! Fail Outputs;
      --!! 0 : "Fail message for failure event 0";
      --!! 1 : "Fail message for failure event 1";
      --!! End Fail Outputs;

4 5 5 { --!! Count Outputs;
      --!! 0 : <event0> clock;
      --!! 1 : <event1> clock;
      --!! 2 : <event2> clock;
      --!! End Count Outputs;

4 5 6 { --!! Harvest Outputs;
      --!! 0 : "Message for harvest event 0";
      --!! 1 : "Message for harvest event 1";
      --!! End Harvest Outputs;

4 5 7 { --!! End;

    ARCHITECTURE example of FXUCHK IS
        BEGIN
            ... HDL code for entity body section ...
        END;

```

4 5 0

4 5 1

4 4 0

4 5 8

Fig. 4C

10/33




Fig. 4D





Fig. 4E



*Fig. 5A*




Fig. 5B

FIG. 5B is a schematic diagram of a system.




Fig. 6A





Fig. 6B








Fig. 8A  
Prior Art




Fig. 8B  
Prior Art

ENTITY FSM IS

PORT(  
     ....ports for entity fsm....  
 );

ARCHITECTURE FSM OF FSM IS

BEGIN

    ... HDL code for FSM and rest of the entity ...

    fsm\_state(0 to 2) <= ... Signal 801 ...

8 5 3	{	--!! Embedded FSM : examplefsm;	}	8 5 2	}	8 6 0
8 5 9	{	--!! clock : (fsm_clock);				
8 5 4	{	--!! state_vector : (fsm_state(0 to 2));				
8 5 5	{	--!! states : (S0, S1, S2, S3, S4);				
8 5 6	{	--!! state_encoding : ('000', '001', '010', '011', '100');				
	{	--!! arcs : (S0 => S0, S0 => S1, S0 => S2,				
8 5 7	{	--!! (S1 => S2, S1 => S3, S2 => S2,				
	{	--!! (S2 => S3, S3 => S4, S4 => S0);				
8 5 8	{	--!! End FSM;				

END;

*Fig. 8C*




Fig. 9

Fig. 10A

TOP:TOP

1000

X:X1

1010a

X:X2

1010b

Y:Y

1020

1012a

B3:B3

1012b

B3:B3

1022

B4:B4

Z:Z

B1:B1

1016a

B2:B2

1018a

1014a

Z:Z

B1:B1

1016b

B2:B2

1018b

1014b

Z:Z

B1:B1

1016c

B2:B2

1018c

FIG. 10A




Fig. 10B


X1	B3	X	COUNT1
X1.Z	B1	Z	COUNT1
X1.Z	B2	Z	COUNT1
X2	B3	X	COUNT1
X2.Z	B1	Z	COUNT1
X2.Z	B2	Z	COUNT1
Y	B4	Y	COUNT1
Y.Z	B1	Z	COUNT1
Y.Z	B2	Z	COUNT1

Fig. 10C



Fig. 10D

Fig. 11A



--!! Inputs  
 --!! event\_1108\_in  $\leq$  C.[B2.count.event\_1108];  
 --!! event\_1124\_in  $\leq$  A.B.[B1.count.event\_1124];  
 --!! End Inputs

Annotations for Fig. 11B:  
 - 1163: bracket over 'C.[B2.count.event\_1108];'  
 - 1165: bracket over 'A.B.[B1.count.event\_1124];'  
 - 1161: bracket over 'C.[B2.count.event\_1108];'  
 - 1162: bracket over 'A.B.[B1.count.event\_1124];'  
 - 1164: bracket under 'C.[B2.count.event\_1108];'  
 - 1166: bracket under 'A.B.[B1.count.event\_1124];'

*Fig. 11B*


--!! Inputs  
 --!! event\_1108\_in  $\leq$  C.[count.event\_1108];  
 --!! event\_1124\_in  $\leq$  B.[count.event\_1124];  
 --!! End Inputs

Annotations for Fig. 11C:  
 - 1171: bracket over 'C.[count.event\_1108];'  
 - 1172: bracket over 'B.[count.event\_1124];'

*Fig. 11C*



Fig. 12A



ENTITY X IS

PORT( :  
:  
:  
);

ARCHITECTURE example of X IS

BEGIN

.  
.  
.  
.  
... HDL code for X ...  
.  
.  
.

1 2 2 1 { Y:Y  
PORT MAP( :  
:  
);

1 2 2 2 { A <= ....  
B <= ....  
C <= ....

1 2 2 3 { --!! [count, countname0, clock] <= Y.P; 1 2 3 0  
--!! Q <= Y. [B1.count.count1] AND A; 1 2 3 2  
--!! [fail, failname0, "fail msg"] <= Q XOR B; 1 2 3 4  
--!! [harvest, harvestname0, "harvest msg"] <= B AND C;  
END; 1 2 3 6

1 2 2 0

*Fig. 12B*




Fig. 13A

FIG. 13A




Fig. 13B

```

ENTITY OVR IS
    PORT(  R_IN      :  IN std_ulogic_vector(0 .. 4);
           .
           .
           ... other ports as required ...
           .
           R_OV      :  OUT std_ulogic_vector(0 .. 4);
           RT         :  OUT std_ulogic
    );

--!! BEGIN
--!! Design Entity: FOO;

--!! Inputs (0 to 4)
--!! R_IN => {R(0 .. 4)};
--!! :
--!! ... other ports as needed ...
--!! :
--!! End Inputs

--!! Outputs
--!! <R_OVRIDE> : R_OV(0 .. 4) => R(0 .. 4) [RT];
--!! End Outputs

--!! End

ARCHITECTURE example of OVR IS

BEGIN

    ... HDL code for entity body section ...

END;

```

Diagram annotations (brackets and numbers):

- 1364: Bracket around `IN std_ulogic_vector(0 .. 4);`
- 1362: Bracket around `OUT std_ulogic_vector(0 .. 4);`
- 1363: Bracket around `OUT std_ulogic`
- 1360: Bracket around `--!! R_IN => {R(0 .. 4)};`
- 1361: Bracket around `--!! <R_OVRIDE> : R_OV(0 .. 4) => R(0 .. 4) [RT];`
- 1351: Bracket around the entire body of the entity (from `--!! BEGIN` to `--!! End`)
- 1356: Bracket around the output section (from `--!! Outputs` to `--!! End Outputs`)
- 1358: Bracket around the architecture body (from `BEGIN` to `END;`)
- 1340: Bracket around the entire architecture (from `ARCHITECTURE example of OVR IS` to `END;`)

*Fig. 13C*

ENTITY FOO IS

PORT( :  
:  
:  
);

ARCHITECTURE example of FOO IS

BEGIN

```

.
.
.
.
.
R <= .....
.
.
.
.
.
1380 { --!! R_IN <= {R};           1381
      --!!                      1382
      --!!
      --!! R_OV(0 to 4) <= .....; 1383
      --!! RT <= .....;
      --!! [override, R_OVRRIDE, R(0 .. 4), RT] <= R_OV(0 to 4);
      }
      1384

```

*Fig. 13D*

Fig. 14A





Fig. 14B





```

ENTITY DET IS
    PORT(  A      :  IN std_ulogic;
          B      :  IN std_ulogic_vector(0 to 5);
          C      :  IN std_ulogic;
          D      :  IN std_ulogic;
          :
          :
          event_x :  OUT std_ulogic_vector(0 to 2);
          x_here  :  OUT std_ulogic;
    );

    --!! BEGIN
    --!! Design Entity: LM;

    --!! Inputs
    --!! A  =>  A;
    --!! B  =>  P.Q.B;
    --!! C  =>  P.C;
    --!! D  =>  D;
    --!! End Inputs

    --!! Detections
    --!! <event_x>:event_x(0 to 2) [x_here];
    --!! End Detections

    --!! End;

    ARCHITECTURE example of DET IS
    BEGIN
        ... HDL code ...

    END;

```

1491 {

1493 {

1495 {

1494 {

1480 {

*Fig. 14C*